

- Low Supply-Voltage Range, 1.8 V . . . 3.6 V
- Ultralow-Power Consumption:
 - Active Mode: 280 μ A at 1 MHz, 2.2V
 - Standby Mode: 1.6 μ A
 - Off Mode (RAM Retention): 0.1 μ A
- Five Power-Saving Modes
- Wake-Up From Standby Mode in 6 μ s
- 16-Bit RISC Architecture, 125-ns Instruction Cycle Time
- 12-Bit A/D Converter With Internal Reference, Sample-and-Hold and Autoscan Feature
- 16-Bit Timer_B With Seven Capture/Compare-With-Shadow Registers
- 16-Bit Timer_A With Three Capture/Compare Registers
- On-Chip Comparator
- Serial Onboard Programming, No External Programming Voltage Needed
- Programmable Code Protection by Security Fuse
- Serial Communication Interface (USART), Functions as Asynchronous UART or Synchronous SPI Interface
 - Two USARTs (USART0, USART1) — MSP430x14x Devices
 - One USART (USART0) — MSP430x13x Devices
- Family Members Include:
 - MSP430F133: 8KB+256B Flash Memory, 256B RAM
 - MSP430F135: 16KB+256B Flash Memory, 512B RAM
 - MSP430F147: 32KB+256B Flash Memory, 1KB RAM
 - MSP430F148: 48KB+256B Flash Memory, 2KB RAM
 - MSP430F149: 60KB+256B Flash Memory, 2KB RAM
- Available in 64-Pin Quad Flat Pack (QFP)
- For Complete Module Descriptions, See the *MSP430x1xx Family User's Guide*, Literature Number SLAU049

description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 μ s.

The MSP430x13x and the MSP430x14x series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bit A/D converter, one or two universal serial synchronous/asynchronous communication interfaces (USART), and 48 I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and process and transmit the data to a host system. The timers make the configurations ideal for industrial control applications such as ripple counters, digital motor control, EE-meters, hand-held meters, etc. The hardware multiplier enhances the performance and offers a broad code and hardware-compatible family solution.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000 – 2003, Texas Instruments Incorporated

MSP430x13x, MSP430x14x
MIXED SIGNAL MICROCONTROLLER


SLAS272D – JULY 2000 – REVISED MARCH 2003

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES
	PLASTIC 64-PIN QFP (PM)
-40°C to 85°C	MSP430F133IPM MSP430F135IPM MSP430F147IPM MSP430F148IPM MSP430F149IPM

pin designation, MSP430F133, MSP430F135


PM PACKAGE
(TOP VIEW)



MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

pin designation, MSP430F147, MSP430F148, MSP430F149




MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER


SLAS272D – JULY 2000 – REVISED MARCH 2003

functional block diagrams

MSP430x13x



MSP430x14x



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AV _{CC}	64		Analog supply voltage, positive terminal. Supplies only the analog portion of the analog-to-digital converter.
AV _{SS}	62		Analog supply voltage, negative terminal. Supplies only the analog portion of the analog-to-digital converter.
DV _{CC}	1		Digital supply voltage, positive terminal. Supplies all digital parts.
DV _{SS}	63		Digital supply voltage, negative terminal. Supplies all digital parts.
P1.0/TACLK	12	I/O	General digital I/O pin/Timer_A, clock signal TACLK input
P1.1/TA0	13	I/O	General digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output
P1.2/TA1	14	I/O	General digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output
P1.3/TA2	15	I/O	General digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output
P1.4/SMCLK	16	I/O	General digital I/O pin/SMCLK signal output
P1.5/TA0	17	I/O	General digital I/O pin/Timer_A, compare: Out0 output
P1.6/TA1	18	I/O	General digital I/O pin/Timer_A, compare: Out1 output
P1.7/TA2	19	I/O	General digital I/O pin/Timer_A, compare: Out2 output/
P2.0/ACLK	20	I/O	General digital I/O pin/ACLK output
P2.1/TAINCLK	21	I/O	General digital I/O pin/Timer_A, clock signal at INCLK
P2.2/CAOUT/TA0	22	I/O	General digital I/O pin/Timer_A, capture: CCI0B input/Comparator_A output
P2.3/CA0/TA1	23	I/O	General digital I/O pin/Timer_A, compare: Out1 output/Comparator_A input
P2.4/CA1/TA2	24	I/O	General digital I/O pin/Timer_A, compare: Out2 output/Comparator_A input
P2.5/Rosc	25	I/O	General-purpose digital I/O pin, input for external resistor defining the DCO nominal frequency
P2.6/ADC12CLK	26	I/O	General digital I/O pin, conversion clock – 12-bit ADC
P2.7/TA0	27	I/O	General digital I/O pin/Timer_A, compare: Out0 output
P3.0/STE0	28	I/O	General digital I/O, slave transmit enable – USART0/SPI mode
P3.1/SIMO0	29	I/O	General digital I/O, slave in/master out of USART0/SPI mode
P3.2/SOMI0	30	I/O	General digital I/O, slave out/master in of USART0/SPI mode
P3.3/UCLK0	31	I/O	General digital I/O, external clock input – USART0/UART or SPI mode, clock output – USART0/SPI mode
P3.4/UTXD0	32	I/O	General digital I/O, transmit data out – USART0/UART mode
P3.5/URXD0	33	I/O	General digital I/O, receive data in – USART0/UART mode
P3.6/UTXD1†	34	I/O	General digital I/O, transmit data out – USART1/UART mode
P3.7/URXD1†	35	I/O	General digital I/O, receive data in – USART1/UART mode
P4.0/TB0	36	I/O	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR0
P4.1/TB1	37	I/O	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR1
P4.2/TB2	38	I/O	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR2
P4.3/TB3†	39	I/O	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR3
P4.4/TB4†	40	I/O	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR4
P4.5/TB5†	41	I/O	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR5
P4.6/TB6†	42	I/O	General-purpose digital I/O, capture I/P or PWM output port – Timer_B7 CCR6
P4.7/TBCLK	43	I/O	General-purpose digital I/O, input clock TBCLK – Timer_B7
P5.0/STE1†	44	I/O	General-purpose digital I/O, slave transmit enable – USART1/SPI mode
P5.1/SIMO1†	45	I/O	General-purpose digital I/O slave in/master out of USART1/SPI mode
P5.2/SOMI1†	46	I/O	General-purpose digital I/O, slave out/master in of USART1/SPI mode
P5.3/UCLK1†	47	I/O	General-purpose digital I/O, external clock input – USART1/UART or SPI mode, clock output – USART1/SPI mode
P5.4/MCLK	48	I/O	General-purpose digital I/O, main system clock MCLK output
P5.5/SMCLK	49	I/O	General-purpose digital I/O, submain system clock SMCLK output

† 14x devices only

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

Terminal Functions (Continued)

TERMINAL NAME	NO.	I/O	DESCRIPTION
P5.6/ACLK	50	I/O	General-purpose digital I/O, auxiliary clock ACLK output
P5.7/Tbouth	51	I/O	General-purpose digital I/O, switch all PWM digital output ports to high impedance – Timer_B7 TB0 to TB6
P6.0/A0	59	I/O	General digital I/O, analog input a0 – 12-bit ADC
P6.1/A1	60	I/O	General digital I/O, analog input a1 – 12-bit ADC
P6.2/A2	61	I/O	General digital I/O, analog input a2 – 12-bit ADC
P6.3/A3	2	I/O	General digital I/O, analog input a3 – 12-bit ADC
P6.4/A4	3	I/O	General digital I/O, analog input a4 – 12-bit ADC
P6.5/A5	4	I/O	General digital I/O, analog input a5 – 12-bit ADC
P6.6/A6	5	I/O	General digital I/O, analog input a6 – 12-bit ADC
P6.7/A7	6	I/O	General digital I/O, analog input a7 – 12-bit ADC
RST/NMI	58	I	Reset input, nonmaskable interrupt input port, or bootstrap loader start (in Flash devices).
TCK	57	I	Test clock. TCK is the clock input port for device programming test and bootstrap loader start (in Flash devices).
TDI	55	I	Test data input. TDI is used as a data input port. The device protection fuse is connected to TDI.
TDO/TDI	54	I/O	Test data output port. TDO/TDI data output or programming data input terminal
TMS	56	I	Test mode select. TMS is used as an input port for device programming and test.
VeREF+	10	I/P	Input for an external reference voltage to the ADC
VREF+	7	O	Output of positive terminal of the reference voltage in the ADC
VREF–/VeREF–	11	O	Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage
XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT/TCLK	9	I/O	Output terminal of crystal oscillator XT1 or test clock input
XT2IN	53	I	Input port for crystal oscillator XT2. Only standard crystals can be connected.
XT2OUT	52	O	Output terminal of crystal oscillator XT2



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5 → R5
Single operands, destination only	e.g. CALL R8	PC → (TOS), R8 → PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5) → M(6+R6)
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		M(EDE) → M(TONI)
Absolute	✓	✓	MOV and MEM,and TCDAT		M(MEM) → M(TCDAT)
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) → M(Tab+R6)
Indirect autoincrement	✓		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) → R11 R10 + 2 → R10
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

NOTE: S = source D = destination

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM;
 - All clocks are active
- Low-power mode 0 (LPM0);
 - CPU is disabled
ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1);
 - CPU is disabled
ACLK and SMCLK remain active. MCLK is disabled
DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2);
 - CPU is disabled
MCLK and SMCLK are disabled
DCO's dc-generator remains enabled
ACLK remains active
- Low-power mode 3 (LPM3);
 - CPU is disabled
MCLK and SMCLK are disabled
DCO's dc-generator is disabled
ACLK remains active
- Low-power mode 4 (LPM4);
 - CPU is disabled
ACLK is disabled
MCLK and SMCLK are disabled
DCO's dc-generator is disabled
Crystal oscillator is stopped

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh – 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External Reset Watchdog Flash memory	WDTIFG KEYV (see Note 1)	Reset	0FFFEh	15, highest
NMI Oscillator Fault Flash memory access violation	NMIIFG (see Notes 1 & 4) OFIFG (see Notes 1 & 4) ACCVIFG (see Notes 1 & 4)	(Non)maskable (Non)maskable (Non)maskable	0FFFCh	14
Timer_B7 (see Note 5)	TBCCR0 CCIFG (see Note 2)	Maskable	0FFFAh	13
Timer_B7 (see Note 5)	TBCCR1 to 6 CCIFGs, TBIFG (see Notes 1 & 2)	Maskable	0FFF8h	12
Comparator_A	CAIFG	Maskable	0FFF6h	11
Watchdog timer	WDTIFG	Maskable	0FFF4h	10
USART0 receive	URXIFG0	Maskable	0FFF2h	9
USART0 transmit	UTXIFG0	Maskable	0FFF0h	8
ADC12	ADC12IFG (see Notes 1 & 2)	Maskable	0FEEh	7
Timer_A3	TACCR0 CCIFG (see Note 2)	Maskable	0FFEC	6
Timer_A3	TACCR1 CCIFG, TACCR2 CCIFG, TAIFG (see Notes 1 & 2)	Maskable	0FFEAh	5
I/O port P1 (eight flags)	P1IFG.0 (see Notes 1 & 2) To P1IFG.7 (see Notes 1 & 2)	Maskable	0FFE8h	4
USART1 receive	URXIFG1	Maskable	0FFE6h	3
USART1 transmit	UTXIFG1		0FFE4h	2
I/O port P2 (eight flags)	P2IFG.0 (see Notes 1 & 2) To P2IFG.7 (see Notes 1 & 2)	Maskable	0FFE2h	1
			0FFE0h	0, lowest

- NOTES:
- Multiple source flags
 - Interrupt flags are located in the module.
 - Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.
 - (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable can not disable it.
 - Timer_B7 in MSP430x14x family has 7 CCRs; Timer_B3 in MSP430x13x family has 3 CCRs. In Timer_B3 there are only interrupt flags TBCCR0, 1, and 2 CCIFGs and the interrupt-enable bits TBCCTL0, 1, and 2 CCIEs.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

special function registers

Most interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.

interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0h	UTXIE0	URXIE0	ACCVIE	NMIE			OFIE	WDTIE
	rw-0	rw-0	rw-0	rw-0			rw-0	rw-0

WDTIE: Watchdog-timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval timer mode.

OFIE: Oscillator-fault-interrupt enable

NMIE: Nonmaskable-interrupt enable

ACCVIE: Flash access violation interrupt enable

URXIE0: USART0, UART, and SPI receive-interrupt enable

UTXIE0: USART0, UART, and SPI transmit-interrupt enable

Address	7	6	5	4	3	2	1	0
01h			UTXIE1	URXIE1				
			rw-0	rw-0				

URXIE1: USART1, UART, and SPI receive-interrupt enable

UTXIE1: USART1, UART, and SPI transmit-interrupt enable

interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h	UTXIFG0	URXIFG0		NMIIFG			OFIFG	WDTIFG
	rw-1	rw-0		rw-0			rw-1	rw-0

WDTIFG: Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V_{CC} power up or a reset condition at the \overline{RST}/NMI pin in reset mode.

OFIFG: Flag set on oscillator fault

NMIIFG: Set via \overline{RST}/NMI pin

URXIFG0: USART0, UART, and SPI receive flag

UTXIFG0: USART0, UART, and SPI transmit flag

Address	7	6	5	4	3	2	1	0
03h			UTXIFG1	URXIFG1				
			rw-1	rw-0				

URXIFG1: USART1, UART, and SPI receive flag

UTXIFG1: USART1, UART, and SPI transmit flag



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

module enable registers 1 and 2

Address	7	6	5	4	3	2	1	0
04h	UTXE0	URXE0 USPIE0						
	rw-0	rw-0						

URXE0: USART0, UART receive enable

UTXE0: USART0, UART transmit enable

USPIE0: USART0, SPI (synchronous peripheral interface) transmit and receive enable

Address	7	6	5	4	3	2	1	0
05h			UTXE1	URXE1 USPIE1				
			rw-0	rw-0				

URXE1: USART1, UART receive enable

UTXE1: USART1, UART transmit enable

USPIE1: USART1, SPI (synchronous peripheral interface) transmit and receive enable

Legend: rw: Bit Can Be Read and Written
 rw-0: Bit Can Be Read and Written. It Is Reset by PUC.
 SFR Bit Not Present in Device

memory organization

		MSP430F133	MSP430F135	MSP430F147	MSP430F148	MSP430F149
Memory	Size	8kB	16kB	32kB	48kB	60kB
Main: interrupt vector	Flash	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h
Main: code memory	Flash	0FFFFh – 0E000h	0FFFFh – 0C000h	0FFFFh – 08000h	0FFFFh – 04000h	0FFFFh – 01100h
Information memory	Size	256 Byte	256 Byte	256 Byte	256 Byte	256 Byte
	Flash	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h
Boot memory	Size	1kB	1kB	1kB	1kB	1kB
	ROM	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h
RAM	Size	256 Byte	512 Byte	1kB	2kB	2kB
		02FFh – 0200h	03FFh – 0200h	05FFh – 0200h	09FFh – 0200h	09FFh – 0200h
Peripherals	16-bit	01FFh – 0100h	01FFh – 0100h	01FFh – 0100h	01FFh – 0100h	01FFh – 0100h
	8-bit	0FFh – 010h	0FFh – 010h	0FFh – 010h	0FFh – 010h	0FFh – 010h
	8-bit SFR	0Fh – 00h	0Fh – 00h	0Fh – 00h	0Fh – 00h	0Fh – 00h

bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0–n. Segments A and B are also called *information memory*.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.

8 kB	16 kB	32 kB	48 kB	60 kB		
0FFFFh	0FFFFh	0FFFFh	0FFFFh	0FFFFh	Segment 0 w/ Interrupt Vectors	Main Memory
0FE00h 0FDFFh	0FE00h 0FDFFh	0FE00h 0FDFFh	0FE00h 0FDFFh	0FE00h 0FDFFh	Segment 1	
0FC00h 0FBFFh	0FC00h 0FBFFh	0FC00h 0FBFFh	0FC00h 0FBFFh	0FC00h 0FBFFh	Segment 2	
0FA00h 0F9FFh	0FA00h 0F9FFh	0FA00h 0F9FFh	0FA00h 0F9FFh	0FA00h 0F9FFh	⋮	
0E400h 0E3FFh	0C400h 0C3FFh	08400h 083FFh	04400h 043FFh	01400h 013FFh	Segment n-1	Information Memory
0E200h 0E1FFh	0C200h 0C1FFh	08200h 081FFh	04200h 041FFh	01200h 011FFh	Segment n	
0E000h 010FFh	0C000h 010FFh	08000h 010FFh	04000h 010FFh	01100h 010FFh	Segment A	
01080h 0107Fh	01080h 0107Fh	01080h 0107Fh	01080h 0107Fh	01080h 0107Fh	Segment B	
01000h	01000h	01000h	01000h	01000h		

peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions.

digital I/O

There are six 8-bit I/O ports implemented—ports P1 through P6:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.

oscillator and system clock

The clock system in the MSP430x13x and MSP430x14x family of devices is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

multiplication (MSP430x14x Only)

The multiplication operation is supported by a dedicated peripheral module. The module performs 16×16 , 16×8 , 8×16 , and 8×8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

USART0

The MSP430x13x and the MSP430x14x have one hardware universal synchronous/asynchronous receive transmit (USART0) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels.

USART1 (MSP430x14x Only)

The MSP430x14x has a second hardware universal synchronous/asynchronous receive transmit (USART1) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels. Operation of USART1 is identical to USART0.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

timer_B7 (MSP430x14x Only)

Timer_B7 is a 16-bit timer/counter with seven capture/compare registers. Timer_B7 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B7 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

timer_B3 (MSP430x13x Only)

Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

comparator_A

The primary function of the comparator_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

ADC12

The ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.



peripheral file map

PERIPHERALS WITH WORD ACCESS			
Watchdog	Watchdog Timer control	WDTCTL	0120h
Timer_B7 Timer_B3 (see Note 1)	Timer_B interrupt vector	TBIV	011Eh
	Timer_B control	TBCTL	0180h
	Capture/compare control 0	TBCCTL0	0182h
	Capture/compare control 1	TBCCTL1	0184h
	Capture/compare control 2	TBCCTL2	0186h
	Capture/compare control 3	TBCCTL3	0188h
	Capture/compare control 4	TBCCTL4	018Ah
	Capture/compare control 5	TBCCTL5	018Ch
	Capture/compare control 6	TBCCTL6	018Eh
	Timer_B register	TBR	0190h
	Capture/compare register 0	TBCCR0	0192h
	Capture/compare register 1	TBCCR1	0194h
	Capture/compare register 2	TBCCR2	0196h
	Capture/compare register 3	TBCCR3	0198h
	Capture/compare register 4	TBCCR4	019Ah
	Capture/compare register 5	TBCCR5	019Ch
	Capture/compare register 6	TBCCR6	019Eh
Timer_A3	Timer_A interrupt vector	TAIV	012Eh
	Timer_A control	TACTL	0160h
	Capture/compare control 0	TACCTL0	0162h
	Capture/compare control 1	TACCTL1	0164h
	Capture/compare control 2	TACCTL2	0166h
	Reserved		0168h
	Reserved		016Ah
	Reserved		016Ch
	Reserved		016Eh
	Timer_A register	TAR	0170h
	Capture/compare register 0	TACCR0	0172h
	Capture/compare register 1	TACCR1	0174h
	Capture/compare register 2	TACCR2	0176h
	Reserved		0178h
	Reserved		017Ah
	Reserved		017Ch
	Reserved		017Eh
Multiply (MSP430x14x only)	Sum extend	SUMEXT	013Eh
	Result high word	RESHI	013Ch
	Result low word	RESLO	013Ah
	Second operand	OP2	0138h
	Multiply signed +accumulate/operand1	MACS	0136h
	Multiply+accumulate/operand1	MAC	0134h
	Multiply signed/operand1	MPYS	0132h
	Multiply unsigned/operand1	MPY	0130h

NOTE 1: Timer_B7 in MSP430x14x family has 7 CCR, Timer_B3 in MSP430x13x family has 3 CCR.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

peripheral file map (continued)

PERIPHERALS WITH WORD ACCESS (CONTINUED)			
Flash	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
ADC12	Conversion memory 15	ADC12MEM15	015Eh
	Conversion memory 14	ADC12MEM14	015Ch
	Conversion memory 13	ADC12MEM13	015Ah
	Conversion memory 12	ADC12MEM12	0158h
	Conversion memory 11	ADC12MEM11	0156h
	Conversion memory 10	ADC12MEM10	0154h
	Conversion memory 9	ADC12MEM9	0152h
	Conversion memory 8	ADC12MEM8	0150h
	Conversion memory 7	ADC12MEM7	014Eh
	Conversion memory 6	ADC12MEM6	014Ch
	Conversion memory 5	ADC12MEM5	014Ah
	Conversion memory 4	ADC12MEM4	0148h
	Conversion memory 3	ADC12MEM3	0146h
	Conversion memory 2	ADC12MEM2	0144h
	Conversion memory 1	ADC12MEM1	0142h
	Conversion memory 0	ADC12MEM0	0140h
	Interrupt-vector-word register	ADC12IV	01A8h
	Interrupt-enable register	ADC12IE	01A6h
	Interrupt-flag register	ADC12IFG	01A4h
	Control register 1	ADC12CTL1	01A2h
	Control register 0	ADC12CTL0	01A0h
	ADC memory-control register15	ADC12MCTL15	08Fh
	ADC memory-control register14	ADC12MCTL14	08Eh
	ADC memory-control register13	ADC12MCTL13	08Dh
	ADC memory-control register12	ADC12MCTL12	08Ch
	ADC memory-control register11	ADC12MCTL11	08Bh
	ADC memory-control register10	ADC12MCTL10	08Ah
	ADC memory-control register9	ADC12MCTL9	089h
	ADC memory-control register8	ADC12MCTL8	088h
	ADC memory-control register7	ADC12MCTL7	087h
	ADC memory-control register6	ADC12MCTL6	086h
	ADC memory-control register5	ADC12MCTL5	085h
	ADC memory-control register4	ADC12MCTL4	084h
	ADC memory-control register3	ADC12MCTL3	083h
	ADC memory-control register2	ADC12MCTL2	082h
	ADC memory-control register1	ADC12MCTL1	081h
	ADC memory-control register0	ADC12MCTL0	080h



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS			
USART1 (Only in 'x14x)	Transmit buffer	U1TXBUF	07Fh
	Receive buffer	U1RXBUF	07Eh
	Baud rate	U1BR1	07Dh
	Baud rate	U1BR0	07Ch
	Modulation control	U1MCTL	07Bh
	Receive control	U1RCTL	07Ah
	Transmit control	U1TCTL	079h
	USART control	U1CTL	078h
USART0	Transmit buffer	U0TXBUF	077h
	Receive buffer	U0RXBUF	076h
	Baud rate	U0BR1	075h
	Baud rate	U0BR0	074h
	Modulation control	U0MCTL	073h
	Receive control	U0RCTL	072h
	Transmit control	U0TCTL	071h
	USART control	U0CTL	070h
Comparator_A	Comparator_A port disable	CAPD	05Bh
	Comparator_A control2	CACTL2	05Ah
	Comparator_A control1	CACTL1	059h
Basic Clock	Basic clock system control2	BCSCTL2	058h
	Basic clock system control1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
Port P6	Port P6 selection	P6SEL	037h
	Port P6 direction	P6DIR	036h
	Port P6 output	P6OUT	035h
	Port P6 input	P6IN	034h
Port P5	Port P5 selection	P5SEL	033h
	Port P5 direction	P5DIR	032h
	Port P5 output	P5OUT	031h
	Port P5 input	P5IN	030h
Port P4	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
Port P2	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt-edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h

MSP430x13x, MSP430x14x
MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS			
Port P1	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt-edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special Functions	SFR module enable 2	ME2	005h
	SFR module enable 1	ME1	004h
	SFR interrupt flag2	IFG2	003h
	SFR interrupt flag1	IFG1	002h
	SFR interrupt enable2	IE2	001h
	SFR interrupt enable1	IE1	000h

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Voltage applied at V _{CC} to V _{SS}	–0.3 V to + 4.1 V
Voltage applied to any pin (referenced to V _{SS})	–0.3 V to V _{CC} +0.3 V
Diode current at any device terminal	±2 mA
Storage temperature (unprogrammed device)	–55°C to 150°C
Storage temperature (programmed device)	–40°C to 85°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to V_{SS}.

recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNITS
Supply voltage during program execution, V_{CC} ($AV_{CC} = DV_{CC} = V_{CC}$)		MSP430F13x, MSP430F14x	1.8	3.6	V
Supply voltage during flash memory programming, V_{CC} ($AV_{CC} = DV_{CC} = V_{CC}$)		MSP430F13x, MSP430F14x	2.7	3.6	V
Supply voltage, V_{SS} ($AV_{SS} = DV_{SS} = V_{SS}$)		0.0		0.0	V
Operating free-air temperature range, T_A		MSP430x13x MSP430x14x	–40	85	°C
LFXT1 crystal frequency, $f_{(LFXT1)}$ (see Notes 1 and 2)	LF selected, XTS=0	Watch crystal	32768		Hz
	XT1 selected, XTS=1	Ceramic resonator	450	8000	kHz
	XT1 selected, XTS=1	Crystal	1000	8000	kHz
XT2 crystal frequency, $f_{(XT2)}$		Ceramic resonator	450	8000	kHz
		Crystal	1000	8000	
Processor frequency (signal MCLK), $f_{(System)}$		$V_{CC} = 1.8\text{ V}$	DC	4.15	MHz
		$V_{CC} = 3.6\text{ V}$	DC	8	
Flash-timing-generator frequency, $f_{(FTG)}$		MSP430F13x, MSP430F14x	257	476	kHz
Cumulative program time, $t_{(CPT)}$ (see Note 3)		$V_{CC} = 2.7\text{ V}/3.6\text{ V}$ MSP430F13x MSP430F14x		3	ms
Mass erase time, $t_{(MERas)}$ (See also the <i>flash memory, timing generator, control register FCTL2</i> section, see Note 4)		$V_{CC} = 2.7\text{ V}/3.6\text{ V}$	200		ms
Low-level input voltage (TCK, TMS, TDI, RST/NMI), V_{IL} (excluding Xin, Xout)		$V_{CC} = 2.2\text{ V}/3\text{ V}$	V_{SS}	$V_{SS} + 0.6$	V
High-level input voltage (TCK, TMS, TDI, RST/NMI), V_{IH} (excluding Xin, Xout)		$V_{CC} = 2.2\text{ V}/3\text{ V}$	$0.8V_{CC}$	V_{CC}	V
Input levels at Xin and Xout	$V_{IL}(Xin, Xout)$	$V_{CC} = 2.2\text{ V}/3\text{ V}$	V_{SS}	$0.2 \times V_{CC}$	V
	$V_{IH}(Xin, Xout)$		$0.8 \times V_{CC}$	V_{CC}	

- NOTES: 1. In LF mode, the LFXT1 oscillator requires a watch crystal and the LFXT1 oscillator requires a 5.1-M Ω resistor from XOUT to V_{SS} when $V_{CC} < 2.5\text{ V}$. In XT1 mode, the LFXT1. and XT2 oscillators accept a ceramic resonator or a 4-MHz crystal frequency at $V_{CC} \geq 2.2\text{ V}$. In XT1 mode, the LFXT1 and XT2 oscillators accept a ceramic resonator or an 8-MHz crystal frequency at $V_{CC} \geq 2.8\text{ V}$.
2. In LF mode, the LFXT1 oscillator requires a watch crystal. In XT1 mode, FXT1 accepts a ceramic resonator or a crystal.
3. The cumulative program time must not be exceeded during a block-write operation. This parameter is only relevant if segment write option is used.
4. The mass erase duration generated by the flash timing generator is at least 11.1 ms. The cumulative mass erase time needed is 200 ms. This can be achieved by repeating the mass erase operation until the cumulative mass erase time is met (a minimum of 19 cycles may be required).




Figure 1. Frequency vs Supply Voltage, MSP430F13x or MSP430F14x

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

supply current into AV_{CC} + DV_{CC} excluding external current

PARAMETER			TEST CONDITIONS		MIN	NOM	MAX	UNIT
I _(AM)	Active mode, (see Note 1) f _(MCLK) = f _(SMCLK) = 1 MHz, f _(ACLK) = 32,768 Hz XTS=0, SELM=(0,1)	F13x, F14x	T _A = −40°C to 85°C	V _{CC} = 2.2 V	280	350	μA	
				V _{CC} = 3 V	420	560		
I _(AM)	Active mode, (see Note 1) f _(MCLK) = f _(SMCLK) = 4 096 Hz, f _(ACLK) = 4,096 Hz XTS=0, SELM=(0,1) XTS=0, SELM=3	F13x, F14x	T _A = −40°C to 85°C	V _{CC} = 2.2 V	2.5	7	μA	
				V _{CC} = 3 V	9	20		
I _(LPM0)	Low-power mode, (LPM0) (see Note 1)	F13x, F14x	T _A = −40°C to 85°C	V _{CC} = 2.2 V	32	45	μA	
				V _{CC} = 3 V	55	70		
I _(LPM2)	Low-power mode, (LPM2), f _(MCLK) = f _(SMCLK) = 0 MHz, f _(ACLK) = 32.768 Hz, SCG0 = 0		T _A = −40°C to 85°C	V _{CC} = 2.2 V	11	14	μA	
				V _{CC} = 3 V	17	22		
I _(LPM3)	Low-power mode, (LPM3) f _(MCLK) = f _(SMCLK) = 0 MHz, f _(ACLK) = 32,768 Hz, SCG0 = 1 (see Note 2)		T _A = −40°C	V _{CC} = 2.2 V		0.8	1.5	μA
			T _A = 25°C			0.9	1.5	
			T _A = 85°C			1.6	2.8	
			T _A = −40°C	V _{CC} = 3 V		1.8	2.2	μA
			T _A = 25°C			1.6	1.9	
			T _A = 85°C			2.3	3.9	
I _(LPM4)	Low-power mode, (LPM4) f _(MCLK) = 0 MHz, f _(SMCLK) = 0 MHz, f _(ACLK) = 0 Hz, SCG0 = 1		T _A = −40°C	V _{CC} = 2.2 V		0.1	0.5	μA
			T _A = 25°C			0.1	0.5	
			T _A = 85°C			0.8	2.5	
			T _A = −40°C	V _{CC} = 3 V		0.1	0.5	μA
			T _A = 25°C			0.1	0.5	
			T _A = 85°C			0.8	2.5	

NOTES: 1. Timer_B is clocked by $f_{(DCOCLK)} = 1 \text{ MHz}$. All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
2. Timer_B is clocked by $f_{(ACLK)} = 32,768 \text{ Hz}$. All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The current consumption in LPM2 and LPM3 are measured with ACLK selected.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Current consumption of active mode versus system frequency, F-version

$$I_{(AM)} = I_{(AM)} [1 \text{ MHz}] \times f(\text{System}) [\text{MHz}]$$

Current consumption of active mode versus supply voltage, F-version

$$I_{(AM)} = I_{(AM)} [3 \text{ V}] + 175 \mu\text{A/V} \times (V_{CC} - 3 \text{ V})$$

SCHMITT-trigger inputs – Ports P1, P2, P3, P4, P5, and P6

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	$V_{CC} = 2.2 \text{ V}$	1.1		1.5	V
		$V_{CC} = 3 \text{ V}$	1.5		1.9	
V_{IT-}	Negative-going input threshold voltage	$V_{CC} = 2.2 \text{ V}$	0.4		0.9	V
		$V_{CC} = 3 \text{ V}$	0.90		1.3	
V_{hys}	Input voltage hysteresis ($V_{IT+} - V_{IT-}$)	$V_{CC} = 2.2 \text{ V}$	0.3		1.1	V
		$V_{CC} = 3 \text{ V}$	0.5		1	

standard inputs – RST/NMI; JTAG: TCK, TMS, TDI, TDO/TDI

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Low-level input voltage	$V_{CC} = 2.2 \text{ V} / 3 \text{ V}$	V_{SS}	$V_{SS}+0.6$		V
V_{IH}	High-level input voltage		$0.8 \times V_{CC}$		V_{CC}	V

outputs – Ports P1, P2, P3, P4, P5, and P6

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH}(\text{max}) = -1 \text{ mA}$,	$V_{CC} = 2.2 \text{ V}$,	See Note 1	$V_{CC}-0.25$	V_{CC}	V
		$I_{OH}(\text{max}) = -3.4 \text{ mA}$,	$V_{CC} = 2.2 \text{ V}$,	See Note 2	$V_{CC}-0.6$	V_{CC}	
		$I_{OH}(\text{max}) = -1 \text{ mA}$,	$V_{CC} = 3 \text{ V}$,	See Note 1	$V_{CC}-0.25$	V_{CC}	
		$I_{OH}(\text{max}) = -3.4 \text{ mA}$,	$V_{CC} = 3 \text{ V}$,	See Note 2	$V_{CC}-0.6$	V_{CC}	
V_{OL}	Low-level output voltage	$I_{OL}(\text{max}) = 1.5 \text{ mA}$,	$V_{CC} = 2.2 \text{ V}$,	See Note 1	V_{SS}	$V_{SS}+0.25$	V
		$I_{OL}(\text{max}) = 6 \text{ mA}$,	$V_{CC} = 2.2 \text{ V}$,	See Note 2	V_{SS}	$V_{SS}+0.6$	
		$I_{OL}(\text{max}) = 1.5 \text{ mA}$,	$V_{CC} = 3 \text{ V}$,	See Note 1	V_{SS}	$V_{SS}+0.25$	
		$I_{OL}(\text{max}) = 6 \text{ mA}$,	$V_{CC} = 3 \text{ V}$,	See Note 2	V_{SS}	$V_{SS}+0.6$	

- NOTES: 1. The maximum total current, $I_{OH}(\text{max})$ and $I_{OL}(\text{max})$, for all outputs combined, should not exceed $\pm 6 \text{ mA}$ to satisfy the maximum specified voltage drop.
2. The maximum total current, $I_{OH}(\text{max})$ and $I_{OL}(\text{max})$, for all outputs combined, should not exceed $\pm 24 \text{ mA}$ to satisfy the maximum specified voltage drop.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

outputs – Ports P1, P2, P3, P4, P5, and P6 (continued)




Figure 2




Figure 3




Figure 4




Figure 5

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

output frequency

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{TAx}	TA0..2, TB0–TB6, Internal clock source, SMCLK signal applied (see Note 1)	$C_L = 20\text{ pF}$	DC	f_{System}		MHz
f_{ACLK} , f_{MCLK} , f_{SMCLK}	P5.6/ACLK, P5.4/MCLK, P5.5/SMCLK	$C_L = 20\text{ pF}$		f_{System}		
t_{Xdc}	Duty cycle of output frequency,	P2.0/ACLK $C_L = 20\text{ pF}$, $V_{CC} = 2.2\text{ V} / 3\text{ V}$	$f_{ACLK} = f_{LFXT1} = f_{XT1}$		40%	60%
			$f_{ACLK} = f_{LFXT1} = f_{LF}$		30%	70%
			$f_{ACLK} = f_{LFXT1}/n$		50%	
		P1.4/SMCLK, $C_L = 20\text{ pF}$, $V_{CC} = 2.2\text{ V} / 3\text{ V}$	$f_{SMCLK} = f_{LFXT1} = f_{XT1}$		40%	60%
			$f_{SMCLK} = f_{LFXT1} = f_{LF}$		35%	65%
			$f_{SMCLK} = f_{LFXT1}/n$		50%– 15 ns	50%– 15 ns
			$f_{SMCLK} = f_{DCOCLK}$		50%– 15 ns	50%– 15 ns

NOTE 1: The limits of the system clock MCLK has to be met; the system (MCLK) frequency should not exceed the limits. MCLK and SMCLK frequencies can be different.

inputs Px.x, TA_x, TB_x

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
$t_{(int)}$	External interrupt timing	Port P1, P2: P1.x to P2.x, external trigger signal for the interrupt flag, (see Note 1)	2.2 V/3 V	1.5			cycle
			2.2 V	62			ns
			3 V	50			
$t_{(cap)}$	Timer_A, Timer_B capture timing	TA0, TA1, TA2 (see Note 2)	2.2 V/3 V	1.5			cycle
			2.2 V	62			ns
		TB0, TB1, TB2, TB3, TB4, TB5, TB6 (see Note 3)	3 V	50			
$f_{(TAext)}$	Timer_A, Timer_B clock frequency externally applied to pin	TACLK, TBCLK, INCLK: $t_{(H)} = t_{(L)}$	2.2 V			8	MHz
$f_{(TBext)}$			3 V			10	
$f_{(TAint)}$	Timer_A, Timer_B clock frequency	SMCLK or ACLK signal selected	2.2 V			8	MHz
$f_{(BTaint)}$			3 V			10	

- NOTES: 1. The external signal sets the interrupt flag every time the minimum $t_{(int)}$ cycle and time parameters are met. It may be set even with trigger signals shorter than $t_{(int)}$. Both the cycle and timing specifications must be met to ensure the flag is set. $t_{(int)}$ is measured in MCLK cycles.
2. The external capture signal triggers the capture event every time the minimum $t_{(cap)}$ cycle and time parameters are met. A capture may be triggered with capture signals even shorter than $t_{(cap)}$. Both the cycle and timing specifications must be met to ensure a correct capture of the 16-bit timer value and to ensure the flag is set.
3. Seven capture/compare registers in 'x14x and three capture/compare registers in 'x13x.

wake-up LPM3

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{(LPM3)}$	Delay time	$f = 1\text{ MHz}$			6	μs
		$f = 2\text{ MHz}$	$V_{CC} = 2.2\text{ V}/3\text{ V}$		6	
		$f = 3\text{ MHz}$			6	

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

leakage current (see Note 1)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{lkg}(P1.x)$	Leakage current (see Note 1)	Port P1	Port 1: $V(P1.x)$ (see Note 2)	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$			± 50	nA
$I_{lkg}(P2.x)$		Port P2	Port 2: $V(P2.3) \ V(P2.4)$ (see Note 2)				± 50	
$I_{lkg}(P6.x)$		Port P6	Port 6: $V(P6.x)$ (see Note 2)				± 50	

NOTES: 1. The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
2. The port pin must be selected as input and there must be no optional pullup or pulldown resistor.

RAM

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VRAMh	CPU HALTED (see Note 1)	1.6			V

NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.

Comparator_A (see Note 1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{(DD)}$		CAON=1, CARSEL=0, CAREF=0	$V_{CC} = 2.2 \text{ V}$		25	40	μA
			$V_{CC} = 3 \text{ V}$		45	60	
$I_{(\text{Refladder/Refdiode})}$		CAON=1, CARSEL=0, CAREF=1/2/3, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2	$V_{CC} = 2.2 \text{ V}$		30	50	μA
			$V_{CC} = 3 \text{ V}$		45	71	
$V_{(IC)}$	Common-mode input voltage	CAON =1	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$	0		$V_{CC}-1$	V
$V_{(\text{Ref025})}$ See Figure 6	Voltage @ 0.25 V_{CC} node	PCA0=1, CARSEL=1, CAREF=1, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2, See Figure 6	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$	0.23	0.24	0.25	
$V_{(\text{Ref050})}$ See Figure 6	Voltage @ 0.5 V_{CC} node	PCA0=1, CARSEL=1, CAREF=2, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2, See Figure 6	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$	0.47	0.48	0.5	
$V_{(\text{RefVT})}$		PCA0=1, CARSEL=1, CAREF=3, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2 $T_A = 85^\circ\text{C}$	$V_{CC} = 2.2 \text{ V}$	390	480	540	mV
			$V_{CC} = 3 \text{ V}$	400	490	550	
$V_{(\text{offset})}$	Offset voltage	See Note 2	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$	-30		30	mV
V_{hys}	Input hysteresis	CAON=1	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$	0	0.7	1.4	mV
$t_{(\text{response LH})}$		$T_A = 25^\circ\text{C}$, Overdrive 10 mV, Without filter: CAF=0	$V_{CC} = 2.2 \text{ V}$	130	210	300	ns
			$V_{CC} = 3 \text{ V}$	80	150	240	
		$T_A = 25^\circ\text{C}$, Overdrive 10 mV, With filter: CAF=1	$V_{CC} = 2.2 \text{ V}$	1.4	1.9	3.4	μs
			$V_{CC} = 3 \text{ V}$	0.9	1.5	2.6	
$t_{(\text{response HL})}$		$T_A = 25^\circ\text{C}$, Overdrive 10 mV, without filter: CAF=0	$V_{CC} = 2.2 \text{ V}$	130	210	300	ns
			$V_{CC} = 3 \text{ V}$	80	150	240	
		$T_A = 25^\circ\text{C}$, Overdrive 10 mV, with filter: CAF=1	$V_{CC} = 2.2 \text{ V}$	1.4	1.9	3.4	μs
			$V_{CC} = 3 \text{ V}$	0.9	1.5	2.6	

NOTES: 1. The leakage current for the Comparator_A terminals is identical to $I_{lkg}(Px.x)$ specification.
2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements. The two successive measurements are then summed together.



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)




Figure 6. V_(RefVT) vs Temperature, V_{CC} = 3 V




Figure 7. V_(RefVT) vs Temperature, V_{CC} = 2.2 V




Figure 8. Block Diagram of Comparator_A Module




Figure 9. Overdrive Definition

MSP430x13x, MSP430x14x
MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

POR

PARAMETER		CONDITIONS	V _{CC}	MIN	NOM	MAX	UNIT
t(POR_Delay)	POR		2.2 V/3 V		150	250	μs
V _{POR}		T _A = -40°C		1.4		1.8	V
V _{POR}		T _A = +25°C		1.1		1.5	V
V _{POR}		T _A = +85°C		0.8		1.2	V
V _(min)				0		0.4	V
t(Reset)	PUC/POR	Reset is accepted internally	2.2 V/3 V	2			μs




Figure 10. Power-On Reset (POR) vs Supply Voltage




Figure 11. V_{POR} vs Temperature

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

DCO (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$f_{(DCO03)}$	$R_{sel} = 0, DCO = 3, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	0.08	0.12	0.15
		$V_{CC} = 3\text{ V}$	0.08	0.13	0.16
$f_{(DCO13)}$	$R_{sel} = 1, DCO = 3, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	0.14	0.19	0.23
		$V_{CC} = 3\text{ V}$	0.14	0.18	0.22
$f_{(DCO23)}$	$R_{sel} = 2, DCO = 3, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	0.22	0.30	0.36
		$V_{CC} = 3\text{ V}$	0.22	0.28	0.34
$f_{(DCO33)}$	$R_{sel} = 3, DCO = 3, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	0.37	0.49	0.59
		$V_{CC} = 3\text{ V}$	0.37	0.47	0.56
$f_{(DCO43)}$	$R_{sel} = 4, DCO = 3, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	0.61	0.77	0.93
		$V_{CC} = 3\text{ V}$	0.61	0.75	0.90
$f_{(DCO53)}$	$R_{sel} = 5, DCO = 3, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	1	1.2	1.5
		$V_{CC} = 3\text{ V}$	1	1.3	1.5
$f_{(DCO63)}$	$R_{sel} = 6, DCO = 3, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	1.6	1.9	2.2
		$V_{CC} = 3\text{ V}$	1.69	2.0	2.29
$f_{(DCO73)}$	$R_{sel} = 7, DCO = 3, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	2.4	2.9	3.4
		$V_{CC} = 3\text{ V}$	2.7	3.2	3.65
$f_{(DCO47)}$	$R_{sel} = 4, DCO = 7, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}/3\text{ V}$	$f_{DCO40} \times 1.7$	$f_{DCO40} \times 2.1$	$f_{DCO40} \times 2.5$
$f_{(DCO77)}$	$R_{sel} = 7, DCO = 7, MOD = 0, DCOR = 0, T_A = 25^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	4	4.5	4.9
		$V_{CC} = 3\text{ V}$	4.4	4.9	5.4
$S(R_{sel})$	$S_R = f_{R_{sel}+1} / f_{R_{sel}}$	$V_{CC} = 2.2\text{ V}/3\text{ V}$	1.35	1.65	2
$S(DCO)$	$S_{DCO} = f_{DCO+1} / f_{DCO}$	$V_{CC} = 2.2\text{ V}/3\text{ V}$	1.07	1.12	1.16
D_t	Temperature drift, $R_{sel} = 4, DCO = 3, MOD = 0$ (see Note 2)	$V_{CC} = 2.2\text{ V}$	-0.31	-0.36	-0.40
		$V_{CC} = 3\text{ V}$	-0.33	-0.38	-0.43
D_V	Drift with V_{CC} variation, $R_{sel} = 4, DCO = 3, MOD = 0$ (see Note 2)	$V_{CC} = 2.2\text{ V}/3\text{ V}$	0	5	10

NOTES: 1. The DCO frequency may not exceed the maximum system frequency defined by parameter processor frequency, $f_{(System)}$.
2. This parameter is not production tested.




Figure 12. DCO Characteristics

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

main DCO characteristics

- Individual devices have a minimum and maximum operation frequency. The specified parameters for fDCOx0 to fDCOx7 are valid for all devices.
- All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps with Rsel1, ... Rsel6 overlaps with Rsel7.
- DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter SDCO.
- Modulation control bits MOD0 to MOD4 select how often fDCO+1 is used within the period of 32 DCOCLK cycles. The frequency f(DCO) is used for the remaining cycles. The frequency is an average equal to $f(\text{DCO}) \times (2^{\text{MOD}/32})$.

crystal oscillator, LFX1 oscillator (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
X _{CIN} Integrated input capacitance	XTS=0; LF oscillator selected V _{CC} = 2.2 V/3 V		12		pF
	XTS=1; XT1 oscillator selected V _{CC} = 2.2 V/3 V		2		
X _{COUT} Integrated output capacitance	XTS=0; LF oscillator selected V _{CC} = 2.2 V/3 V		12		pF
	XTS=1; XT1 oscillator selected V _{CC} = 2.2 V/3 V		2		
X _{INL} Input levels at XIN, XOUT	V _{CC} = 2.2 V/3 V	V _{SS}		0.2 × V _{CC}	V
X _{INH}	V _{CC} = 2.2 V/3 V	0.8 × V _{CC}		V _{CC}	V

NOTE 1: The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

crystal oscillator, XT2 oscillator (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
X _{CIN} Integrated input capacitance	V _{CC} = 2.2 V/3 V		2		pF
X _{COUT} Integrated output capacitance	V _{CC} = 2.2 V/3 V		2		pF
X _{INL} Input levels at XIN, XOUT	V _{CC} = 2.2 V/3 V	V _{SS}		0.2 × V _{CC}	V
X _{INH}	V _{CC} = 2.2 V/3 V	0.8 × V _{CC}		V _{CC}	V

NOTE 1: The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

USART0, USART1 (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _(τ) USART0/1: deglitch time	V _{CC} = 2.2 V	200	430	800	ns
	V _{CC} = 3 V	150	280	500	

NOTE 1: The signal applied to the USART0/1 receive signal/terminal (URXD0/1) should meet the timing requirements of t_(t) to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t_(t). The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD0/1 line.



electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, power supply and input range conditions (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
AV _{CC} Analog supply voltage	AV _{CC} and DV _{CC} are connected together AV _{SS} and DV _{SS} are connected together V(AV _{SS}) = V(DV _{SS}) = 0 V	2.2		3.6	V
V _{REF+} Positive built-in reference voltage output	REF2_5 V = 1 for 2.5 V built-in reference REF2_5 V = 0 for 1.5 V built-in reference I _{V(REF+)} ≤ I _{V(REF+)} max	3 V	2.4	2.5	2.6
		2.2 V/3 V	1.44	1.5	1.56
I _{VREF+} Load current out of V _{REF+} terminal		2.2 V	0.01	–0.5	mA
		3 V		–1	
I _{L(VREF+)} † Load-current regulation V _{REF+} terminal	I _{V(REF+)} = 500 µA ± 100 µA Analog input voltage ~0.75 V; REF2_5 V = 0	2.2 V		±2	LSB
		3 V		±2	
	I _{V(REF+)} = 500 µA ± 100 µA Analog input voltage ~1.25 V; REF2_5 V = 1	3 V		±2	LSB
I _{DL(VREF)} †‡ Load current regulation V _{REF+} terminal	I _{V(REF+)} = 100 µA → 900 µA, V _{CC} = 3 V, ax ~0.5 x V _{REF+} Error of conversion result ≤ 1 LSB	C _{VREF+} = 5 µF		20	ns
V _{eREF+} Positive external reference voltage input	V _{eREF+} > V _{REF–} /V _{eREF–} (see Note 2)	1.4		V _{AVCC}	V
V _{REF–} /V _{eREF–} Negative external reference voltage input	V _{eREF+} > V _{REF–} /V _{eREF–} (see Note 3)	0		1.2	V
(V _{eREF+} – V _{REF–})/V _{eREF–} Differential external reference voltage input	V _{eREF+} > V _{REF–} /V _{eREF–} (see Note 4)	1.4		V _{AVCC}	V
V(P6.x/Ax) Analog input voltage range (see Note 5)	All P6.0/A0 to P6.7/A7 terminals. Analog inputs selected in ADC12MCTLx register and P6Sel.x=1 0 ≤ x ≤ 7; V(AV _{SS}) ≤ V _{P6.x/Ax} ≤ V(AV _{CC})	0		V _{AVCC}	V
I _{ADC12} Operating supply current into AV _{CC} terminal (see Note 6)	f _{ADC12CLK} = 5.0 MHz ADC12ON = 1, REFON = 0 SHT0=0, SHT1=0, ADC12DIV=0	2.2 V	0.65	1.3	mA
		3 V	0.8	1.6	
I _{REF+} Operating supply current into AV _{CC} terminal (see Note 7)	f _{ADC12CLK} = 5.0 MHz ADC12ON = 0, REFON = 1, REF2_5V = 1	3 V	0.5	0.8	mA
I _{REF+} Operating supply current (see Note 7)	f _{ADC12CLK} = 5.0 MHz ADC12ON = 0, REFON = 1, REF2_5V = 0	2.2 V	0.5	0.8	mA
		3 V	0.5	0.8	

† Not production tested, limits characterized

‡ Not production tested, limits verified by design

- NOTES:
1. The leakage current is defined in the leakage current table with P6.x/Ax parameter.
 2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
 3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
 4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
 5. The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R–} for valid conversion results.
 6. The internal reference supply current is not included in current consumption parameter I_{ADC12}.
 7. The internal reference current is supplied via terminal AV_{CC}. Consumption is independent of the ADC12ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, built-in reference (see Note 1)

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
I_{VREF+}	Static input current (see Note 2)	$0V \leq V_{eREF+} \leq V_{AVCC}$	2.2 V/3 V			± 1	μA
I_{VREF-}/V_{eREF-}	Static input current (see Note 2)	$0V \leq V_{eREF-} \leq V_{AVCC}$	2.2 V/3 V			± 1	μA
C_{VREF+}	Capacitance at pin V_{REF+} (see Note 3)	$REFON = 1$, $0 mA \leq I_{VREF+} \leq I_{V(REF)+}(max)$	2.2 V/3 V	5	10		μF
$C_i \ddagger$	Input capacitance (see Note 4)	Only one terminal can be selected at one time, P6.x/Ax	2.2 V			40	pF
$Z_i \ddagger$	Input MUX ON resistance (see Note 4)	$0V \leq V_{Ax} \leq V_{AVCC}$	3 V			2000	Ω
$T_{REF+} \dagger$	Temperature coefficient of built-in reference	$I_{V(REF)+}$ is a constant in the range of $0 mA \leq I_{V(REF)+} \leq 1 mA$	2.2 V/3 V			± 100	ppm/ $^{\circ}C$

\dagger Not production tested, limits characterized

\ddagger Not production tested, limits verified by design

NOTES: 1. The voltage source on V_{eREF+} and V_{eREF-} needs to have low dynamic impedance for 12-bit accuracy to allow the charge to settle for this accuracy.
2. The external reference is used during conversion to charge and discharge the capacitance array. The dynamic impedance should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
3. The internal buffer operational amplifier and the accuracy specifications require an external capacitor.
4. The input capacitance is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy. All INL and DNL tests use two capacitors between pins V_{REF+} and AV_{SS} and V_{eREF-} and AV_{SS} : 10 μF tantalum and 100 nF ceramic.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, timing parameters

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_{REF(ON)}^{\dagger}$	Settle time of internal reference voltage (see Figure 13 and Note 1)	$I_{V(REF)+} = 0.5 \text{ mA}$, $C_{V(REF)+} = 10 \mu\text{F}$, $V_{REF+} = 1.5 \text{ V}$, $V_{AVCC} = 2.2 \text{ V}$			17	ms
$f(\text{ADC12CLK})$		Error of conversion result $\leq \pm 2 \text{ LSB}$	2.2V/ 3V	5		MHz
$f(\text{ADC12OSC})$		$\text{ADC12DIV}=0$ [$f(\text{ADC12CLK})$ $=f(\text{ADC12OSC})$]	2.2 V/ 3V	3.7	6.3	MHz
t_{CONVERT}	Conversion time	$V_{CC(\text{min})} \leq V_{AVCC} \leq V_{CC(\text{max})}$, $C_{VREF+} \geq 5 \mu\text{F}$, Internal oscillator, $f_{\text{OSC}} = 3.7 \text{ MHz to } 6.3 \text{ MHz}$	2.2 V/ 3 V	2.06	3.51	μs
	Conversion time	$V_{CC(\text{min})} \leq V_{AVCC} \leq V_{CC(\text{max})}$, External f_{ADC12CLK} from ACLK or MCLK or SMCLK: $\text{ADC12SSEL} \neq 0$		$13 \times \text{ADC12DIV} \times$ $1/f_{\text{ADC12CLK}}$		μs
$t_{\text{ADC12ON}}^{\ddagger}$	Settle time of the ADC	$V_{CC(\text{min})} \leq V_{AVCC} \leq V_{CC(\text{max})}$ (see Note 2)			100	ns
$t_{\text{Sample}}^{\ddagger}$	Sampling time	$V_{AVCC(\text{min})} \leq V_{AVCC} \leq V_{AVCC(\text{max})}$ $R_{i(\text{source})} = 400 \Omega$, $Z_i = 1000 \Omega$, $C_i = 30 \text{ pF}$ $\tau = [R_{i(\text{source})} \times Z_i] \times C_i$ (see Note 3)	3 V	1220		ns
			2.2 V	1400		

\dagger Not production tested, limits characterized

\ddagger Not production tested, limits verified by design

- NOTES: 1. The condition is that the error in a conversion started after $t_{REF(ON)}$ is less than $\pm 0.5 \text{ LSB}$. The settling time depends on the external capacitive load.
2. The condition is that the error in a conversion started after t_{ADC12ON} is less than $\pm 0.5 \text{ LSB}$. The reference and input signal are already settled.
3. Ten Tau (τ) are needed to get an error of less than $\pm 0.5 \text{ LSB}$. $t_{\text{Sample}} = 10 \times (R_i + Z_i) \times C_i + 800 \text{ ns}$




Figure 13. Typical Settling Time of Internal Reference $t_{REF(ON)}$ vs External Capacitor on V_{REF+}

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, linearity parameters

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
E _I	Integral linearity error	$1.4\text{ V} \leq (V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})_{\text{min}} \leq 1.6\text{ V}$	2.2 V/3 V			±2	LSB
		$1.6\text{ V} < (V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})_{\text{min}} \leq [V(\text{AVCC})]$				±1.7	
E _D	Differential linearity error	$(V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})_{\text{min}} \leq (V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})$, C(VREF+) = 10 μF (tantalum) and 100 nF (ceramic)	2.2 V/3 V			±1	LSB
E _O	Offset error	$(V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})_{\text{min}} \leq (V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})$, Internal impedance of source R _i < 100 Ω, C(VREF+) = 10 μF (tantalum) and 100 nF (ceramic)	2.2 V/3 V		±2	±4	LSB
E _G	Gain error	$(V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})_{\text{min}} \leq (V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})$, C(VREF+) = 10 μF (tantalum) and 100 nF (ceramic)	2.2 V/3 V		±1.1	±2	LSB
E _T	Total unadjusted error	$(V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})_{\text{min}} \leq (V_{\text{REF}+} - V_{\text{REF-}}/V_{\text{REF-}})$, C(VREF+) = 10 μF (tantalum) and 100 nF (ceramic)	2.2 V/3 V		±2	±5	LSB




Figure 14. Supply Voltage and Reference Voltage Design $V_{(REF-)/V(eREF-)}$ External Supply




Figure 15. Supply Voltage and Reference Voltage Design $V_{REF-}/V_{eREF-} = AV_{SS}$, Internally Connected

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, temperature sensor and built-in Vmid

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
I_{SENSOR} Operating supply current into AV_{CC} terminal (see Note 1)	$V_{\text{REFON}} = 0$, $\text{INCH} = 0\text{Ah}$, $\text{ADC12ON} = \text{NA}$, $T_A = 25^\circ\text{C}$	2.2 V	40	120	μA
		3 V	60	160	
$V_{\text{SENSOR}}^\dagger$	$\text{ADC12ON} = 1$, $\text{INCH} = 0\text{Ah}$, $T_A = 0^\circ\text{C}$	2.2 V	986	$986 \pm 5\%$	mV
		3 V	986	$986 \pm 5\%$	
$T_{\text{SENSOR}}^\dagger$	$\text{ADC12ON} = 1$, $\text{INCH} = 0\text{Ah}$	2.2 V	3.55	$3.55 \pm 3\%$	$\text{mV}/^\circ\text{C}$
		3 V	3.55	$3.55 \pm 3\%$	
$t_{\text{SENSOR}}(\text{sample})^\dagger$ Sample time required if channel 10 is selected (see Note 2)	$\text{ADC12ON} = 1$, $\text{INCH} = 0\text{Ah}$, Error of conversion result ≤ 1 LSB	2.2 V	30		μs
		3 V	30		
I_{VMID} Current into divider at channel 11	$\text{ADC12ON} = 1$, $\text{INCH} = 0\text{Bh}$, (see Note 3)	2.2 V		NA	μA
		3 V		NA	
V_{MID} AV_{CC} divider at channel 11	$\text{ADC12ON} = 1$, $\text{INCH} = 0\text{Bh}$, V_{MID} is $\sim 0.5 \times V_{\text{AVCC}}$	2.2 V	1.1	1.1 ± 0.04	V
		3 V	1.5	1.50 ± 0.04	
$t_{\text{ON}}(\text{VMID})$ On-time if channel 11 is selected (see Note 4)	$\text{ADC12ON} = 1$, $\text{INCH} = 0\text{Bh}$, Error of conversion result ≤ 1 LSB	2.2 V		NA	ns
		3 V		NA	

† Not production tested, limits characterized

‡ Not production tested, limits verified by design

- NOTES: 1. The sensor current I_{SENSOR} is consumed if ($\text{ADC12ON} = 1$ and $V_{\text{REFON}} = 1$), or ($\text{ADC12ON} = 1$ AND $\text{INCH} = 0\text{Ah}$ and sample signal is high). Therefore it includes the constant current through the sensor and the reference.
2. The typical equivalent impedance of the sensor is 51 k Ω . The sample time needed is the sensor-on time $t_{\text{SENSOR}}(\text{ON})$.
3. No additional current is needed. The V_{MID} is used during sampling.
4. The on-time $t_{\text{ON}}(\text{VMID})$ is identical to sampling time t_{Sample} ; no additional on time is needed.

JTAG, program memory and fuse


PARAMETER		TEST CONDITIONS	V _{CC}	MIN	NOM	MAX	UNIT
f _(TCK)	JTAG/Test (see Note 4)	TCK frequency	2.2 V	DC		5	MHz
			3 V	DC		10	
		Pullup resistors on TMS, TCK, TDI (see Note 1)	2.2 V/ 3V	25	60	90	kΩ
V _{CC(FB)}	JTAG/fuse (see Note 2)	Supply voltage during fuse-blow condition, T _(A) = 25°C		2.5			V
V _{FB}		Fuse-blow voltage, F versions (see Note 3)		6.0		7.0	V
I _{FB}		Supply current on TDI with fuse blown				100	mA
		Time to blow the fuse				1	ms
I _(DD-PGM)	F-versions only (see Note 4)	Current from DV _{CC} when programming is active	2.7 V/3.6 V		3	5	mA
I _(DD-Erase)		Current from DV _{CC} when erase is active	2.7 V/3.6 V		3	5	mA
t _(retention)	F-versions only	Write/erase cycles		10 ⁴	10 ⁵		cycles
		Data retention T _J = 25°C		100			years

- NOTES: 1. TMS, TDI, and TCK pull-up resistors are implemented in all F versions.
2. Once the fuse is blown, no further access to the MSP430 JTAG/test feature is possible. The JTAG block is switched to bypass mode.
3. The supply voltage to blow the fuse is applied to the TDI pin.
4. $f(\text{TCK})$ may be restricted to meet the timing requirements of the module selected. Duration of the program/erase cycle is determined by $f(\text{FTG})$ applied to the flash timing controller. It can be calculated as follows:
- $t(\text{word write}) = 35 \times 1/f(\text{FTG})$
 - $t(\text{block write, byte 0}) = 30 \times 1/f(\text{FTG})$
 - $t(\text{block write, bytes 1–63}) = 20 \times 1/f(\text{FTG})$
 - $t(\text{block write end sequence}) = 6 \times 1/f(\text{FTG})$
 - $t(\text{mass erase}) = 5297 \times 1/f(\text{FTG})$
 - $t(\text{segment erase}) = 4819 \times 1/f(\text{FTG})$



input/output schematic

port P1, P1.0 to P1.7, input/output with Schmitt-trigger



PnSel.x	PnDIR.x	Dir. CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	DV _{SS}	P1IN.0	TACLK [†]	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	Out0 signal [†]	P1IN.1	CCI0A [†]	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 signal [†]	P1IN.2	CCI1A [†]	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	Out2 signal [†]	P1IN.3	CCI2A [†]	P1IE.3	P1IFG.3	P1IES.3
P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	unused	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	Out0 signal [†]	P1IN.5	unused	P1IE.5	P1IFG.5	P1IES.5
P1Sel.6	P1DIR.6	P1DIR.6	P1OUT.6	Out1 signal [†]	P1IN.6	unused	P1IE.6	P1IFG.6	P1IES.6
P1Sel.7	P1DIR.7	P1DIR.7	P1OUT.7	Out2 signal [†]	P1IN.7	unused	P1IE.7	P1IFG.7	P1IES.7


[†] Signal from or to Timer_A

MSP430x13x, MSP430x14x
MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

input/output schematic (continued)

port P2, P2.0 to P2.2, P2.6, and P2.7 input/output with Schmitt-trigger



PnSel.x	PnDIR.x	Dir. CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	ACLK	P2IN.0	unused	P2IE.0	P2IFG.0	P2IES.0
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	DV _{SS}	P2IN.1	INCLK [†]	P2IE.1	P2IFG.1	P2IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	CAOUT [‡]	P2IN.2	CCI0B [‡]	P2IE.2	P2IFG.2	P2IES.2
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	ADC12CLK [¶]	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	Out0 signal [§]	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7

[†] Signal from Comparator_A


[‡] Signal to Timer_A

[§] Signal from Timer_A

[¶] ADC12CLK signal is output of the 12-bit ADC module

input/output schematic (continued)

port P2, P2.3 to P2.4, input/output with Schmitt-trigger



PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out1 signal [†]	P2IN.3	unused	P2IE.3	P2IFG.3	P2IES.3
P2Sel.4	P2DIR.4	P2DIR.4	P2OUT.4	Out2 signal [†]	P2IN.4	unused	P2IE.4	P2IFG.4	P2IES.4


[†] Signal from Timer_A

MSP430x13x, MSP430x14x
MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

input/output schematic (continued)


port P2, P2.5, input/output with Schmitt-trigger and R_{osc} function for the basic clock module



PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.5	P2DIR.5	P2DIR.5	P2OUT.5	DV _{SS}	P2IN.5	unused	P2IE.5	P2IFG.5	P2IES.5

input/output schematic (continued)

port P3, P3.0 and P3.4 to P3.7, input/output with Schmitt-trigger



x: Bit Identifier, 0 and 4 to 7 for Port P3

PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN
P3Sel.0	P3DIR.0	DV _{SS}	P3OUT.0	DV _{SS}	P3IN.0	STE0
P3Sel.4	P3DIR.4	DV _{CC}	P3OUT.4	UTXD0†	P3IN.4	Unused
P3Sel.5	P3DIR.5	DV _{SS}	P3OUT.5	DV _{SS}	P3IN.5	URXD0§
P3Sel.6	P3DIR.6	DV _{CC}	P3OUT.6	UTXD1‡	P3IN.6	Unused
P3Sel.7	P3DIR.7	DV _{SS}	P3OUT.7	DV _{SS}	P3IN.7	URXD1¶


† Output from USART0 module

‡ Output from USART1 module in x14x configuration, DV_{SS} in x13x configuration

§ Input to USART0 module

¶ Input to USART1 module in x14x configuration, unused in x13x configuration

port P3, P3.1, input/output with Schmitt-trigger




MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER


SLAS272D – JULY 2000 – REVISED MARCH 2003

input/output schematic (continued)

port P3, P3.2, input/output with Schmitt-trigger



port P3, P3.3, input/output with Schmitt-trigger




NOTE: UART mode: The UART clock can only be an input. If UART mode and UART function are selected, the P3.3/UCLK0 is always an input.

SPI, slave mode: The clock applied to UCLK0 is used to shift data in and out.

SPI, master mode: The clock to shift data in and out is supplied to connected devices on pin P3.3/UCLK0 (in slave mode).

input/output schematic (continued)

port P4, P4.0 to P4.6, input/output with Schmitt-trigger



x: bit identifier, 0 to 6 for Port P4

PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN
P4Sel.0	P4DIR.0	P4DIR.0	P4OUT.0	Out0 signal [†]	P4IN.0	CCI0A / CCI0B [‡]
P4Sel.1	P4DIR.1	P4DIR.1	P4OUT.1	Out1 signal [†]	P4IN.1	CCI1A / CCI1B [‡]
P4Sel.2	P4DIR.2	P4DIR.2	P4OUT.2	Out2 signal [†]	P4IN.2	CCI2A / CCI2B [‡]
P4Sel.3	P4DIR.3	P4DIR.3	P4OUT.3	Out3 signal [†]	P4IN.3	CCI3A / CCI3B [‡]
P4Sel.4	P4DIR.4	P4DIR.4	P4OUT.4	Out4 signal [†]	P4IN.4	CCI4A / CCI4B [‡]
P4Sel.5	P4DIR.5	P4DIR.5	P4OUT.5	Out5 signal [†]	P4IN.5	CCI5A / CCI5B [‡]
P4Sel.6	P4DIR.6	P4DIR.6	P4OUT.6	Out6 signal [†]	P4IN.6	CCI6A / CCI6B [‡]

[†] Signal from Timer_B


[‡] Signal to Timer_B

MSP430x13x, MSP430x14x
MIXED SIGNAL MICROCONTROLLER


SLAS272D – JULY 2000 – REVISED MARCH 2003

input/output schematic (continued)

port P4, P4.7, input/output with Schmitt-trigger



port P5, P5.0 and P5.4 to P5.7, input/output with Schmitt-trigger




x: Bit Identifier, 0 and 4 to 7 for Port P5

PnSel.x	PnDIR.x	Dir. CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN
P5Sel.0	P5DIR.0	DVSS	P5OUT.0	DVSS	P5IN.0	STE.1
P5Sel.4	P5DIR.4	DVCC	P5OUT.4	MCLK	P5IN.4	unused
P5Sel.5	P5DIR.5	DVCC	P5OUT.5	SMCLK	P5IN.5	unused
P5Sel.6	P5DIR.6	DVCC	P5OUT.6	ACLK	P5IN.6	unused
P5Sel.7	P5DIR.7	DVSS	P5OUT.7	DVSS	P5IN.7	TBoutHiZ


NOTE: TBoutHiZ signal is used by port module P4, pins P4.0 to P4.6. The function of TbouthiZ is mainly useful when used with Timer_B7.

input/output schematic (continued)

port P5, P5.1, input/output with Schmitt-trigger



port P5, P5.2, input/output with Schmitt-trigger




MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

input/output schematic (continued)

port P5, P5.3, input/output with Schmitt-trigger




NOTE: UART mode: The UART clock can only be an input. If UART mode and UART function are selected, the P5.3/UCLK1 direction is always input.

SPI, slave mode: The clock applied to UCLK1 is used to shift data in and out.

SPI, master mode: The clock to shift data in and out is supplied to connected devices on pin P5.3/UCLK1 (in slave mode).

input/output schematic (continued)

port P6, P6.0 to P6.7, input/output with Schmitt-trigger



x: Bit Identifier, 0 to 7 for Port P6

NOTE: Analog signals applied to digital gates can cause current flow from the positive to the negative terminal. The throughput current flows if the analog signal is in the range of transitions 0→1 or 1←0. The value of the throughput current depends on the driving capability of the gate. For MSP430, it is approximately 100 μ A.

Use P6SEL.x=1 to prevent throughput current. P6SEL.x should be set, even if the signal at the pin is not being used by the ADC12.

PnSel.x	PnDIR.x	DIR. CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN
P6Sel.0	P6DIR.0	P6DIR.0	P6OUT.0	DV _{SS}	P6IN.0	unused
P6Sel.1	P6DIR.1	P6DIR.1	P6OUT.1	DV _{SS}	P6IN.1	unused
P6Sel.2	P6DIR.2	P6DIR.2	P6OUT.2	DV _{SS}	P6IN.2	unused
P6Sel.3	P6DIR.3	P6DIR.3	P6OUT.3	DV _{SS}	P6IN.3	unused
P6Sel.4	P6DIR.4	P6DIR.4	P6OUT.4	DV _{SS}	P6IN.4	unused
P6Sel.5	P6DIR.5	P6DIR.5	P6OUT.5	DV _{SS}	P6IN.5	unused
P6Sel.6	P6DIR.6	P6DIR.6	P6OUT.6	DV _{SS}	P6IN.6	unused
P6Sel.7	P6DIR.7	P6DIR.7	P6OUT.7	DV _{SS}	P6IN.7	unused


NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.

MSP430x13x, MSP430x14x MIXED SIGNAL MICROCONTROLLER

SLAS272D – JULY 2000 – REVISED MARCH 2003

input/output schematic (continued)

JTAG pins TMS, TCK, TDI, TDO/TDI, input/output with Schmitt-trigger



JTAG fuse check mode

MSP430 devices that have the fuse on the TDI terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TDI pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 16). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).





Figure 16. Fuse Check Mode Current, MSP430F13x, MSP430F14x

MECHANICAL DATA

PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-026
 - D. May also be thermally enhanced plastic with leads connected to the die pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265