

**Document Title**

**64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating)  
Operated at Commercial and Industrial Temperature Ranges.**

**Revision History**

<b><u>Rev.No.</u></b>	<b><u>History</u></b>	<b><u>Draft Data</u></b>	<b><u>Remark</u></b>								
Rev. 0.0	Initial document.	May. 11. 2001	Preliminary								
Rev. 0.1	Speed bin modify	June. 18. 2001	Preliminary								
Rev. 0.2	Current modify	September. 9. 2001	Preliminary								
Rev. 1.0	1. Final datasheet release 2. Delete 12ns speed bin. 3. Change Icc for Industrial mode.	December. 18. 2001	Final								
	<table border="1"> <thead> <tr> <th>Item</th> <th>Previous</th> <th>Current</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Icc(Industrial)</td> <td>8ns</td> <td>100mA</td> </tr> <tr> <td>10ns</td> <td>85mA</td> </tr> </tbody> </table>	Item	Previous	Current	Icc(Industrial)	8ns	100mA	10ns	85mA		
Item	Previous	Current									
Icc(Industrial)	8ns	100mA									
	10ns	85mA									
Rev. 2.0	1. Delete $\overline{UB}, \overline{LB}$ related timing diagram.	June. 19. 2002	Final								
Rev. 3.0	1. Add the Lead Free Package type.	July. 26, 2004	Final								

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

# K6R1004V1D

# CMOS SRAM

## 1Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed ( ns )	PKG	Temp. & Power
256K x4	K6R1004C1D-J(K)C(I) 10	5	10	J : 32-SOJ	C : Commercial Temperature ,Normal Power Range I : Industrial Temperature ,Normal Power Range
	K6R1004V1D-J(K)C(I) 08/10	3.3	8/10	K : 32-SOJ(LF)	
128K x8	K6R1008C1D-J(K,T,U)C(I) 10	5	10	J : 32-SOJ K : 32-SOJ(LF)	
	K6R1008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 32-TSOP2 U : 32-TSOP2(LF)	
64K x16	K6R1016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	
	K6R1016V1D-J(K,T,U,E)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA	

## 256K x 4 Bit (with OE) High-Speed CMOS Static RAM(3.3V Operating)


### FEATURES

- Fast Access Time 8,10ns(Max.)
- Low Power Dissipation
  - Standby (TTL) : 20mA(Max.)
  - (CMOS) : 5mA(Max.)
  - Operating K6R1004V1D-08: 80mA(Max.)
  - K6R1004V1D-10: 65mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
  - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration :
  - K6R1004V1D-J : 32-SOJ-400
  - K6R1004V1D-K : 32-SOJ-400 (Lead-Free)
- Operating in Commercial and Industrial Temperature range.


### GENERAL DESCRIPTION

The K6R1004V1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The K6R1004V1D uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1004V1D is packaged in a 400 mil 32-pin plastic SOJ.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (Top View)



### PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

## ABSOLUTE MAXIMUM RATINGS\*

Parameter	Symbol	Rating	Unit	
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 4.6	V	
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to 4.6	V	
Power Dissipation	P <sub>d</sub>	1	W	
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C	
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> +0.3**	V
Input Low Voltage	V <sub>IL</sub>	-0.3*	-	0.8	V

\* V<sub>IL</sub>(Min) = -2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA.

\*\* V<sub>IH</sub>(Max) = V<sub>CC</sub> + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA.

DC AND OPERATING CHARACTERISTICS\*(T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit		
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-2	2	μA		
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V <sub>OUT</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-2	2	μA		
Operating Current	I <sub>CC</sub>	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$ , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> =0mA	Com.	8ns	-	80	mA
				10ns	-	65	
			Ind.	8ns	-	90	
				10ns	-	75	
Standby Current	I <sub>SB</sub>	Min. Cycle, $\overline{CS}=V_{IH}$	-	20	mA		
	I <sub>SB1</sub>	f=0MHz, $\overline{CS} \geq V_{CC}-0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V	-	5			
Output Low Voltage Level	V <sub>OL</sub>	I <sub>OL</sub> =8mA	-	0.4	V		
Output High Voltage Level	V <sub>OH</sub>	I <sub>OH</sub> =-4mA	2.4	-	V		

\* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE\*(T<sub>A</sub>=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	8	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	6	pF


\* Capacitance is sampled and not 100% tested.

## AC CHARACTERISTICS (TA=0 to 70°C, VCC=3.3±0.3V, unless otherwise noted.)


### TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B)  
for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ



\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

### READ CYCLE\*

Parameter	Symbol	K6R1004V1D-08		K6R1004V1D-10		Unit
		Min	Max	Min	Max	
Read Cycle Time	tRC	8	-	10	-	ns
Address Access Time	tAA	-	8	-	10	ns
Chip Select to Output	tCO	-	8	-	10	ns
Output Enable to Valid Output	tOE	-	4	-	5	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	ns
Output Disable to High-Z Output	tOHZ	0	4	0	5	ns
Output Hold from Address Change	tOH	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	ns

\* The above parameters are also guaranteed at industrial temperature range.


WRITE CYCLE\*

Parameter	Symbol	K6R1004V1D-08		K6R1004V1D-10		Unit
		Min	Max	Min	Max	
Write Cycle Time	tWC	8	-	10	-	ns
Chip Select to End of Write	tCW	6	-	7	-	ns
Address Set-up Time	tAS	0	-	0	-	ns
Address Valid to End of Write	tAW	6	-	7	-	ns
Write Pulse Width( $\overline{OE}$ High)	tWP	6	-	7	-	ns
Write Pulse Width( $\overline{OE}$ Low)	tWP1	8	-	10	-	ns
Write Recovery Time	tWR	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	4	0	5	ns
Data to Write Time Overlap	tdW	4	-	5	-	ns
Data Hold from Write Time	tdH	0	-	0	-	ns
End of Write to Output Low-Z	tOW	3	-	3	-	ns


\* The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) ( $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{WE}=V_{IH}$ )




TIMING WAVEFORM OF READ CYCLE(2) ( $\overline{WE}=V_{IH}$ )




**NOTES(READ CYCLE)**

1.  $\overline{WE}$  is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
4. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device.
5. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with  $\overline{CS}=V_{IL}$ .
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


**TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{OE}$ = Clock)**



**TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{OE}$ =Low Fixed)**



TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{CS}$ =Controlled)



NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low  $\overline{CS}$  and  $\overline{WE}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low ; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
3.  $t_{CW}$  is measured from the later of  $\overline{CS}$  going low to end of write.
4.  $t_{AS}$  is measured from the address valid to the beginning of write.
5.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after  $\overline{WE}$  going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	ICC
L	H	L	Read	DOUT	ICC
L	L	X	Write	DIN	ICC

\* X means Don't Care.

